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A formal approach for the synthesis and implementation of
fault-tolerant embedded systems
ABSTRACT
We demonstrate the feasibility of a complete workflow to
synthesize and implement correct-by-construction fault tol-
erant distributed embedded systems consisting of real-time
periodic tasks. Correct-by-construction is provided by the
use of discrete controller synthesis (DCS), a formal method
thanks to which we are able to guarantee that the synthe-
sized controlled system satisfies the functionality of its tasks
even in the presence of processor failures. For this step,
our workflow uses the Heptagon domain specific language
and the Sigali DCS tool. The correct implementation of
the resulting distributed system is a challenge, all the more
since the controller itself must be tolerant to the processor
failures. We achieve this step thanks to the libDGALS real-
time library (1) to generate the glue code that will migrate
the tasks upon processor failures, maintaining their internal
state through migration, and (2) to make the synthesized
controller itself fault-tolerant.
1. INTRODUCTION
1.1 Safety critical embedded systems
Embedded systems account for a major part of critical ap-
plications (space, aeronautics, nuclear...) as well as public
domain applications (automotive, consumer electronics...).
Their main features are: (1) Critical real-time: unmet tim-
ing constraints may involve a system failure leading to a
disaster; (2) Constrained resources: they rely on limited
computing power and memory because of weight and encum-
brance, power consumption (autonomous vehicles or portable
devices), radiation resistance (nuclear or space), or price
constraints (consumer electronics); and (3) Distributed and
heterogeneous architecture: they are often distributed to
provide enough computing power and to keep computing
sites close to the sensors and actuators.
1.2 The need for formal methods
An embedded system being intrinsically critical, it is es-
sential to ensure that it is tolerant to processor failures.
This can even motivate the distributed scenarios, where the
loss of one computing site must not lead to the loss of the
whole application. We advocate that formal methods al-
low us to design and implement systems with guarantees on
their fault-tolerance. We use discrete controller synthesis
(DCS), the advantages of which being that the correctness
of the resulting system is enforced in an automatic way.
In our context, the controller synthesized by DCS main-
tains the functionality of the system, whatever the faults
under some failure hypothesis. We propose to designers a
sound methodology and tool flow for modeling multi-task
and multi-processor distributed systems (including its func-
tionality in terms of periodic tasks, the processor model, and
the failure model) and synthesizing automatically a correct-
by-construction fault-tolerant distributed implementation.
The output of our tool flow is a fault-tolerant distributed
system with dynamic reconfiguration that is guaranteed to
be correct thanks to DCS. A system consists of a set of
periodic tasks placed in a configuration onto a set of pro-
cessors. Upon the occurrence of a processor failure, tasks
must be placed anew in another configuration, by migrat-
ing some of them onto other processors, so that execution
can proceed. These configurations of the system have to be
controlled according to a fault-tolerance policy, enforced by
the synthesized controller. The properties of the controller
are specified in terms of contracts on the tasks’ behaviors
and of several criteria to be optimized, for example the load
balancing between the processors.
1.3 Contributions
We present the following contributions: (1) the model-
ing of multi-task and multi-processor distributed systems
with constraints to enforce fault-tolerance; (2) the design
flow to incorporate multi-variable optimization on the sys-
tem model; (3) the protection of the controller with spatial
redundancy and the implementation of an election algorithm
to prevent a single point of failure; and (4) an automatic
approach to generate the system model, to compile, and to
map the implementation on the target distributed memory
platform.
2. BACKGROUNDS
2.1 Fault-tolerance
We assume the following failure hypothesis: only the pro-
cessors can fail, with a fail-silent model. That is, a processor
is either active and works fine, or faulty and does not pro-
duce any output1. To tolerate such failures, we are going
to make use of the intrinsic hardware redundancy offered
by the distributed architecture: i.e., we do not wish to add
extra processors but to use only the existing ones. Our goal
is to apply failure recovery techniques (check-pointing and
rollback), such that whenever a processor fails, the tasks
1Fail silence can be implemented, for instance with dual-lock
architecture.
that were active on it will be dynamically migrated (resum-
ing execution from the last saved checkpoint) on some other
non-faulty processor. The new state of the system reached
after such a recovery is degraded in the sense that less pro-
cessors are now available, but the functionality is maintained
since all the tasks are still being executed.
2.2 Discrete controller synthesis
DCS emerged in the 80’s [14], with foundations in lan-
guage theory. Its principle is, given two languages M and
D, to find a third language C such that M ∩ C ⊆ D. Here,
M is called the system model, D the desired system, C the
controller, and M∩ C the controlled system model (CSM).
As illustrated in Figure 1(a), the system model has a set of
input I, and a set of outputs O to the environment. The set
of inputs is partitioned into a set of uncontrollable inputs
Iu, coming from the environment, and a set of controllable
inputs Ic, provided by the controller. To control the system,
the controller is then synthesized to compute the inputs Ic,
from the inputs Iu and the state of the system model S
(Figure 1(b)).
Figure 1: The use of discrete controller to obtain a
controlled system model (CSM).
2.3 Property-enforcing layers
We use DCS within a property enforcing layer frame-
work [1]. We start from a system model built as the par-
allel composition of a set of Labelled Transition Systems
(LTS), which constitutes the initial uncontrolled system of
Figure 1(a). Each LTS models one component of our multi-
task multi-processor distributed system, e.g., a task, a pro-
cessor, etc. We then add a list of constraints to specify the
desired functionalities of the controlled system, in the form
of assume/guarantee contracts in the domain specific lan-
guage Heptagon [5]. Each single constraint is then given to
the DCS tool Sigali [11], resulting in one property enforcing
layer that enforces the given constraint on the controlled sys-
tem. When reacting to the environment, the obtained con-
troller sets the values of the controlled inputs Ic such that
the controlled system satisfies the given constraints what-
ever the values of the uncontrollable inputs Iu.
The advantages of this method are twofold: on the one
hand, the property enforcing layer is correct, because of the
fact that it is the result of an exact and exhaustive com-
putation. On the other hand, the automated nature of the
process makes for an easy modifiability of designs, be it in
the components behaviors or in the declarative properties;
hence, a variety of global constraints can be experimented
for a given system under study, providing an effective sup-
port in the design space exploration.
3. THE MOTIVATION SCENARIO
In this section, we specify our system model and failure
hypothesis. We consider systems composed of: (1) a dis-
tributed heterogeneous architecture, consisting of a set of
fail-silent processors and one stable memory, fully connected
by reliable point-to-point communication links; and (2) a set
of periodic tasks, with the possibility to run them on the dif-
ferent processors.
As a concrete example, we use a systems of 3 proces-
sors which will execute 3 tasks. The set of all processors is
P = {ρ1, ρ2, ρ3}, the of all tasks is T = {τ1, τ2, τ3}. Tasks
run in a time-sharing manner, so that several tasks can be
active on the same processor at the same time. Tasks can
migrate from one processor to another when: (1) the pro-
cessor where the task runs fails; and (2) when running a
task on a processor violates some constraints of the system,
e.g., exceeds the maximum load of the processor. Task mi-
gration is categorized as strong migration, that is, a task re-
sumes its execution from the last checkpoint that was saved
before the migration. This is implemented in the code of the
task body with checkpointing and rollback (where to insert
checkpoints is orthogonal to our problem and we assume it
is done at periodic intervals). Checkpoints are saved to the
single stable memory of the system.
The processors are embedded inside a fully connected net-
work of point-to-point communication links. We assume
that the communication links do not fail. Each task can
be executed on any processor. The controller is a special
task which is replicated on all processors to avoid having a
single point of failure, but only one of these replica is ac-
tive. The controller is in charge of sending control signals
to all the tasks active in the system, for instance to trigger
their migrations. Besides, each processor executes one heart-
beat task that sends periodically an “alive” message to all
the other processors, and one detector task that gathers all
these messages. When a processor is detected to be faulty,
because it did not send any “alive” message for a predefined
duration2, the controller steers the system to a new config-
uration (i.e., migrates the tasks that were running on this
processor, but possibly also other tasks) to guarantee that
all the tasks are running on healthy processors and to op-
timize criteria chosen by the designer (e.g., to balance the
load). If the faulty processor was running the controller,
then another processor is elected to activate its local replica
of the controller. Election procedures are classic so we do
not detail it here. When a faulty processor is repaired and
comes back to life, only its heartbeat and detector tasks are
activated, but the active controller will detect this and will
decide what tasks need to be migrated on this repaired pro-
cessor, for instance to optimize the overall processor load.
Each task is characterized by a set of criteria that can be,
e.g., its work load, power consumption, quality of service,
etc. The processors are heterogeneous, meaning that the
characteristics of task executions can be different on each
processor. For the example, we define criteria Q1 and Q2, as
the weights for each task running on each of the processors,
detailed in Table 1. We define Q1ij and Q2
i
j as the weights
of Q1 and Q2 for a given task τi (where τi ∈ T ) running on a
processor ρj (where ρj ∈ P ). We assume the weights for each
task running on each processor is constant. E.g., the weight
of task 1 running on processor 3 is of Q113 = 2. Weights are
additive: the total weight on the processor j is the sum of
the weights of all the active tasks on this processor. This
is appropriate since, here, Q1 models the processor load.
For other kinds of criteria, other combination functions can
be used (max, multiplication, etc). bj is the quantitative
bound on Q1 for processor ρj . E.g., b1 can be the maximum
2Usually a duration equal to three heartbeat periods.
computation capacity for processor 1. Table 1 specifies that
b1 = 5, b2 = 4, and b3 = 6. In this example, the system will
be controlled to ensure the following properties: (1) tasks
can only execute on non-faulty processor; (2) Q1 on each
processor does not excess the bound; (3) the sum of Q1 in
the system is minimized; and (4) the sum ofQ2 in the system
is maximized.
Criteria Q1 Criteria Q2
ρ1 ρ2 ρ3 ρ1 ρ2 ρ3
τ1 4 4 2 3 5 3
τ2 2 2 3 2 2 5
τ3 2 3 4 2 2 5
Bound bj 5 4 6
Table 1: The characteristics of the task executions
on the different processors.
4. THE PROPOSED APPROACH
In this section, the languages and tools used to create the
controlled system model (CSM) and the run-time support
are described. We first introduce the Heptagon [5] lan-
guage which is used to model the system and to synthesize
the discrete controller. libDGALS [15] is a software library
implementing the Dynamic Globally Asynchronous and Lo-
cally Synchronous (DGALS) Model of Computation (MoC)
to support task migration on the distributed memory target
platforms.
4.1 The design flow
Figure 2 illustrates the design flow of implementing the
motivation example. The design flow consists of two phases:
(1) the modeling of the system and synthesizing the dis-
crete controller, are shaded as dark grey and are detailed in
Section 5, as described in [7], mainly in the Heptagon syn-
chronous data-flow language; and (2) the implementation
and the integration of the system, detailed in Section 6.
We first map the periodic tasks and the processors into
LTSs (Figure 2(a)). The task model is the simplified repre-
sentation of the task activities. The failure model represents
the collective status of the system according to the proces-
sors’ health (working or faulty). As Figure 2(b) illustrates,
the system model M is composed together with the indi-
cators of task migrations and the calculation of the criteria
(Section 3). The controller C is then synthesized by provid-
ing the constraints to the system with the DCS tool (Fig-
ure 2(c)). The CSM is the composition of the system model
and the synthesized controller (Figure 2(d)). The C code
of the CSM is then generated by the Heptagon compiler
and is integrated with the other components of the system
programmed with libDGALS.
The dashed rectangles in Figure 2 are the glue-logics gen-
erated automatically by our framework for the system inte-
gration. For example, the CSM receives the alive messages
from the heartbeat tasks, and the task status (e.g., task ter-
mination) from the support codes of the tasks (Figure 2(e)).
The CSM is also equiped with the controller election and
the replication logics to prevent single-point of failure (i.e.,
one of the CSM replica can take over from the failed CSM).
The outputs of the CSM are connected to the tasks’ LTSs,
to coordinate task migration when necessary (Figure 2(f)).
4.2 Obtain the controlled system with Heptagon
Heptagon is a data-flow synchronous language extended
with contracts, which express the properties to be enforced
Figure 2: The proposed design flow.
on the resulting system, in our case fault-tolerance proper-
ties. Contracts are enforced by a controller computed by
the Sigali DCS tool [11]. An Heptagon program is com-
piled into a C file that implements its behavior, and into
a Z3Z file that encodes the program into a symbolic tran-
sition system over the Z/3Z domain [13]. This Z3Z file is
then passed to Sigali to generate a discrete controller en-
forcing, if possible, the contracts on the symbolic transition
system. Because Heptagon does not provide programming
constructs to optimize the system over the variable, we have
implemented a wrapper to generate a Z3Z file so that the
criteria (as shown, e.g., in Table 1) can be optimized auto-
matically by Sigali. The synthesized controller is produced
as an Heptagon program, which is compiled into a C file.
The synthesis fails if the contracts are impossible to enforce;
this can occur if, e.g., not enough resources are provided
or if the required bounds are too tight. Yet, the resulted
controlled system cannot be executed as is.
The contribution of this paper is precisely to implement
this controlled system onto a distributed memory architec-
ture, such that it is indeed fault-tolerant. The challenge is
threefold: first we must incorporate a failure detection mech-
anism (in the system abstract model used for DCS, failures
are just discrete events), then we must incorporate a check-
pointing mechanism to support the migration of the tasks
(the controller only switches the system from one configura-
tion to another one), and finally we must protect the con-
troller itself from the possible failure of its processor. This
is the role of the glue code and of the items in dashed boxes
shown in Figure 2.
4.3 libDGALS: the library to program dynamic
GALS systems
We choose libDGALS to be the run-time support for our
approach for the following reasons: (1) libDGALS imple-
ments the DGALS model of computation (MoC), which is
a superset of the synchronous MoC. On the other hand,
since the synthesized controller is a synchronous Heptagon
program, it can be easily implemented in libDGALS and
on the other hand the resulting distributed system is in-
trinsically asynchronous; and (2) libDGALS provides all the
necessary programming constructs to implement dynamic
systems with task migration over the distributed platforms.
In a nutshell, basic behaviors in DGALS systems are re-
active and they interact with the environment continuously,
hence they are called reactions. A reaction itself is a purely
sequential execution unit (a function in C code). Concur-
rency is achieved by composing reactions with the synchron-
ous product. A set of reactions that execute synchronously
result a synchronous island called a Clock Domain (CD).
Reactions in a CD communicate via internal signal broad-
cast as in Esterel [4]. Each CD runs at a different speed and
reactions from different CDs communicate via channels. A
channel is point to point, unidirectional, and uses CSP ren-
dezvous [9] to guarantee data delivery between reactions.
The dynamicity of the DGALS systems comes from the
creation of CDs at runtime (called activation). To allow
communication between reactions of the newly created CD
with the existing ones, channels need to be added at runtime.
In our example, the synthesized CSM, the controller election
mechanism, and controller replication are all integrated into
the controller CD, which interacts with the task CDs and
heartbeat CDs. The CDs are compiled and linked by the C
compiler which are deployed to the DGALS programs over
the distributed platform.
5. THE SYSTEM MODEL
The system is modeled with Heptagon with components
named nodes. The system model consists of nodes of the fol-
lowing: (1) three task models, (2) one processors model, (3)
criteria calculation, (4) one migration indicator, and finally
(5) the top level node where the contracts are defined.
5.1 The task model
Each task τi is formally modeled by the LTS of Figure 3(a),
drawn assuming that the task can be executed on the three
processors of the considered architecture. It features an ini-
tial idle state Ii, a ready state Ri after reception of the
request signal ri, a terminal state T i, and several active
states Aij , representing task configurations, one for each pro-
cessor in the system. Because there are three processors in
the distributed platform, therefore each task LTS has three
active states. In the state Aij , task τi is executed on pro-
cessor ρj , until the occurrence of the event t
i. A transition
caused by activation signal, aij , from one active state to an-
other active state, represents the migration of the task from
one processor to another. For example, if τ1 is running on
ρ1 (i.e., in the A
1
1 state) and a
1
2 is issued, the task will mi-
grate to ρ2 (i.e., enter the A
1
2 state). A migration could be
decided as a reaction to a processor failure. But it could also
serve to balance the load between several active processors,
or to comply with the bound of Q1 of a processor. In terms
of controller synthesis, the signals ri and ti will be uncon-
trollable (i.e., ∈ Iu), while the signals aij will be controllable
(i.e., ∈ Ic).
5.2 The processors and the system failure model
We assume that only the processors can fail with a fail-
silent model. A processor which fails will stop sending heart-
beats to the other processors. A processor can be restarted
with no task executing on it. The restarted processor will
resume sending the heartbeats to indicate its presence.
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Figure 3: (a) Model of task τ1 running on P =
{ρ1, ρ2, ρ3}; (b) Failure model with only one pro-
cessor failure at a time and processor recovery.
The failure/recovery of ρj is captured by the input events
ej/rcj . All the ej are uncontrollable (i.e., ∈ Iu), to reflect
the fact that a failure can occur at any time. It is therefore
possible that all ej could occur, meaning that all processors
could fail. Of course, this would result in a total failure of
the system, with no possibility at all to ensure the fault-
tolerance of the system. No one expects a system to toler-
ate a failure of all the processors it is made of. Therefore,
we need to specify the way the failures do occur, i.e., the
number of processor failures allowed in the patterns that we
consider.
We have chosen the processor failure model allowing one
failure and single event transition as shown in Figure 3(b).
By convention, OK is the initial state where all processor
are healthy, while Fj denotes the failure of ρj . The failure
model automaton outputs internal signals fj to the other
Heptagon nodes. In this sense, the failure model acts as a
filter for the incontrollable events ej . By convention, in any
state Fj , we have fj = true. Using different failure model
allows the designer to explore different options.
5.3 The criteria and the migration indicators
To synthesize a controller that prevents the criteria Q1
from exceeding the bounds, as well the optimization on both
Q1 and Q2, we present the criteria calculation node. It
computes the sum of Q1 for each processor, according to
the status of the tasks (the taski on processorj signals). For
instance, if task 1 and task 2 are running on processor 1, the
sum will be Q111 +Q1
2
1.
We distinguish task migration and task restart. A task
migration involves storing the checkpoint, terminating the
task, and rolling-back the task on the new processor. A task
restart only rolls-back the state of the task. The condition
si to issue the migration signal for task τi is as follows:
si = a
i
j′ ∧ pre(taski on processorj) ∧ pre(¬fj);
In the above formula, pre(x) denotes the previous value
of x. This means the task was active on processor ρj and
migrates to ρj′ without the previous failure of the processor
ρj . Note that the signals a
i
j , taski on processorj , and fj are
from the controller, task node, and processor failure node
respectively.
5.4 Contract: the property-enforcing layer
Each contract is a set of essential constraints, extracted
from the desired properties of the system model. The con-
straints are expressed as Boolean equations. The discrete
controller is generated to enforce the constraints.
5.4.1 Property 1: no task is active on a failed pro-
cessor
This property is to ensure that a task τi will not be active
on a faulty processor ρj (i.e., to be in state A
i
j). This is
expressed as:
∧
τi∈T
∧
ρj∈P (a
i
j ∧ (¬fj)). If, in the model
system, there exists a transition to a safe state (i.e., one
where this property holds), then the synthesis will succeed
and the controlled system will always be able to react to a
processor failure by moving to a safe state. Otherwise the
synthesis will fail, indicating to the designer that her/his
system cannot be made fault-tolerant.
5.4.2 Property 2: operate within the bound of Q1 of
each processor
Property 2 ensures that the cumulated cost of all tasks
active on a given processor does not exceed the bound of
Q1. This property uses the outputs of the criteria calcula-
tion node. For active tasks τi on all active processors ρj ,∑
τi∈T Q1
i
j ≤bj .
5.4.3 Property 3: a ready task must transit to the
active state
Preventing the tasks from being active would make the
sum of Q1 equal to 0, trivially satisfying Property 2. How-
ever it is meaningless to have such systems hence we need
to force the ready tasks to be activated by demanding the
following expression always to be true:
∧
τi∈T (ri ∧ a
i
j).
5.4.4 Property 4: ensure task distribution
This property states that no processor can execute more
than one task if there is an active processor executing no
task. This is a demonstration of how to achieve simple load
balancing. For this, two expressions can not be true at the
same time: (1) there is an active processor executing no
task; and (2) there is a processor executing more than one
task:
For processor ρj , the first expression can be written as:
nothingOnProcj
def
= ¬(∨τi∈T taski on processorj)∧ (¬fj).
For checking if processor ρj runs more than one task:
MoreThan1TaskOnProcj
def
=
(task1 on procj ∧ (task2 on procj ∨ task3 on procj)) ∨
(task2 on procj ∧ (task1 on procj ∨ task3 on procj)) ∨
(task3 on procj ∧ (task1 on procj ∨ task2 on procj)).
With these two predicates, property 4 can be expressed
as: ¬(nothingOnProcj ∧MoreThan1TasksOnProcj).
5.5 The integration of the system model
Finally, the nodes of the task models, the processor failure
model, the criteria calculation node, and the migration in-
dicator node are integrated to the controlled system model
along with the contract. The composition of the LTS with
the other nodes is shown in Figure 4. Figure 5 illustrates
the connection of the nodes in reflect with the Figure 1(b)
with the following mappings: Iu = {ej , rcj , ri, ti}, Ic = aij ,
and O = {aij , si}.
5.6 Multiple variable optimizations
We can make optimal DCS to minimize or maximize the
costs from one state to the next state [12]. We are looking
for a controller that can maximize Q2 and minimize Q1 of
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the target system. There can be several equally weighted
solutions, so optimization does not necessarily lead to de-
terminism. Sigali computes the maximally permissive so-
lutions such that the current and future state of the system
do not violate the contracts. Figure 6 illustrates the opti-
mization and some possible states for our distributed system.
Each state is a configuration of the system, with the conven-
tion that the three ”blocks” represent respectively proces-
sor ρ1, ρ2, and ρ3. For instance, state 8 is the configuration
where ρ1 runs no task, ρ2 runs τ3, and ρ3 runs τ1 and τ2.
Initially all three tasks are active and none of the processor
is faulty. Because of property 4, each processor can only
execute one task. In Figure 6(a), where no optimization
applies, the controller picks state 4 as the entering state,
and chooses states 7, 10, and 12 depending on the failure of
ρ1, ρ2, and ρ3 respectively.
The optimizations on multiple variables have to be prior-
itized. In our example, we first optimize for the maximum
of Q2, then we look for the minimization of Q1. As a re-
sult, states 1, 2, 4, and 6 are removed from the entering
states. Similarly, state 11 is removed from the potential
successors of state 4. After Q1 is minimized (Figure 6(b)),
only state 3 remains as the entering state. State 7 and
state 8 have the same values of Q1 and Q2, therefore one
of them is chosen non-deterministically (because DCS com-
putes the maximally permissive controller). Heptagon cur-
rently does not provide the constructs for variable optimiza-
tion performed by Sigali. To achieve this non-intrusively,
i.e., without changing neither Heptagon nor Sigali, we
modified the Z3Z file with optimization information as fol-
lows.
1 state : [state1, state2]; % the states %
2 % expression of states, inputs, with constants %
3 exp1 : state1 and input1;
4 exp2 : state2 and a_const(1);
5 target: exp2 or input2; % optimization target %
6 sys : ....... % define the system (omitted) %
Listing 1: The segment of the original Z3Z file
The generation of the controllers involves using a set of
the state variables of the controller. Each time the con-
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Figure 6: The behavior of the controlled system
troller takes a step that reacts to the inputs, the state vari-
ables evolve (i.e., transit to the next state) depending on the
current states, and the inputs. The next states are deter-
mined by comparing the values of the optimization targets
between the current state and the possible next states to en-
sure that the contracts are not violated. To achieve this, the
states and relevant variables are duplicated for comparisons
(state1, state2, exp1, exp2, and target in Listing 1).
In the Z3Z file, the optimization target is often declared as
an expression. Expressions are based on internal variables or
other simpler expressions. A tree of expressions can be built,
with the root of the tree as the optimization target, and the
leaves of the trees are the simplest expressions, e.g., the
constants. Duplication of the optimization target involves
the duplication of the intermediate expressions.
1 % system with duplicated states as the reference %
2 sys2 : declare_suff(state_var(sys));
3 % duplicate the relevant declarations %
4 exp1__1 : state1__1 and input1;
5 exp2__1 : state2__1 and a_const(1);
6 target__1: exp2__1 or input2;
7 % find the maximum transitions for target %
8 Strictly_Greater_than(sys,target,target__1 ,sys2);
Listing 2: The Z3Z segment for optimization
Given a system with two states state1 and state2 (List-
ing 1), the optimization goal is named target. The results
of the duplication process is shown in Listing 2. The state
variables are duplicated, and the same applies to the expres-
sions. Duplicated variables are given the suffix __1. We then
insert the Strictly_Greater_than Sigali function (resp.
Strictly_Lower_than) to select in the controlled system the
transistions that maximize the chosen criterion (resp. min-
imize). We implemented a tool named CriteriaWrapper to
perform the generation of the new Z3Z file automatically.
6. IMPLEMENTATION WITH libDGALS
In the previous section, we have synthesized the controlled
system model (CSM), which captures the behaviors of the
actual controlled system. To implement the whole controlled
system, the model is integrated with the runtime environ-
ment which is implemented with libDGALS. The implemen-
tation of the system consists of three kinds of libDGALS
Clock Domains (CDs): (1) the heartbeat CDs, which inter-
face with the distributed platform by sending the status of
its respective host processors; (2) the task CDs, which im-
plement the actual functionalities of the system’s tasks; and
(3) the controller CD, which wraps the CSM to implement
the migration decisions according to the discrete controller.
The integration with libDGALS proceeds as follows: the
heartbeat and the controller CDs are automatically gener-
ated by providing the number of the processors and tasks as
the inputs. The programmers only needs to implement the
functionality of the tasks’ CD. This section details the or-
ganization of such integration as well as its implementation
details.
6.1 The organization and the operations
Figure 7 illustrates the organization of the system with dif-
ferent numbers of controller CDs. Each processor executes
a DGALS program as the run time environment, shown as
the rectangles with the grey background, to host DGALS
program. To prevent the single point of failure that oc-
curs when there is only one controller available in the whole
system, each DGALS program is equipped with a controller
CD. However for the consistency operations of the controller,
only one of the controller CD is acting among them. The
election of the acting controller CD happens when the sys-
tem initializes.
The election process is carried out as follows. Each con-
troller CD starts along with its resident DGALS program
and then activates its local heartbeat CD. The heartbeat
CDs begin to send heartbeat messages to the remote con-
troller CDs (the ones which are residing on the different
DGALS program) to provide them with the necessary in-
formation to elect the acting controller CD, shown as Fig-
ure 7(b).
The controller CDs are aware of the others and elect the
controller CD with the smallest ID to be the new acting
controller. Each controller must be assigned a unique ID,
chosen arbitrarily by the programmer. The criteria of the
election can be changed subject to the characteristics of the
system or the decision of the programmer. Only the acting
controller CD sends the indication to the local heartbeat
CD (Figure 7(a)), and subsequently informs the other con-
troller CDs its existence. When the processor (therefore the
DGALS program) of the acting controller CD fails, all the
other controller CDs will detect this event due to the misses
of the heartbeat messages. Then the election process starts
again. Note that there will be no election when there exists
an acting controller CD, even if the DGALS program (the
processor) with lower ID recovers from its failure state.
The non-acting controller CDs receive and store the state
of the acting controller CD, as shown in Figure 7(c), when-
ever the controller reacts to the inputs. The state of the
acting controller CD is used to resume its functionality by
the next elected controller when its processor fails. The act-
ing controller CD activates the task CDs on the host DGALS
programs according to the decision of its embedded discrete
controller. Each task CD sends its context, which consists of
the program counter and the working data to all controller
CDs, see Figure 7(d). The context of the task CDs are
used to perform migration of the task so that the task CD
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Figure 7: The organization of the system
can resume its execution from the previously stored context
(i.e., rollback).
6.2 The internals of the CDs
We refer to Figure 8 in this section, which provides a de-
tailed view of the activities within and between each CD.
We define a set of symbols to identify the components of the
CDs. In this section we are interested in the local proces-
sor ρj that executes the controller CD named Controllerj .
The remote processors h, where h = P \ {ρj}, execute the
other controller CDs, Controllerh. Similarly, there is a local
heartbeat CD named HeartBeatj and remote ones named
HeartBeath to provide processor status to the controller
CDs, which in term receive the context from the n tasks (in
our case n = |T | = 3) available in the system. Because the
controller CDs and the heartbeat CDs are parameterized,
they are generated automatically to ease the programmer’s
burden.
6.2.1 The heartbeat CDs
The heartbeat CD is activated by the local controller CD
(Figure 8(a)). It consists of one ActingControllerID and h
HeartBeat reactions. The ActingControllerID receives the
ID of the elected controller (Figure 8(b)). If the local con-
troller CD is acting, h heartbeat reactions will notify the
other h controller CDs of the existence of the acting con-
troller CD along with the periodic heartbeat messages.
6.2.2 The task CDs
Task CDs are activated on the target DGALS program
(i.e., the corresponding processor) by the controller CD (Fig-
ure 8(c)). Each task CD can consist of one or more reac-
tions. The reactions are mapped to threads, each reaction
has its own context. The context of a task CD consists of
the program counter of the corresponding thread, and a set
of working data (the structure on which the reaction op-
erates). The TaskContext reaction collects the context of
each sub-behavior reaction and sends the collection to the
each controller CD (Figure 8(d)). The context of a task CD
is used for the task migrations. When a task CD migrates,
i.e., when the controller issues the aij signal in the controlled
system model, the task CD will be activated on the target
DGALS program with the latest context that was collected
previously. The TaskContext reaction then dispatches the
context of individual sub-behaviors to the corresponding re-
actions to resume their executions (Figure 8(e)). When a
task CD migrates, the task CD will be terminated first and
will resume its execution on the target processor.
6.2.3 The controller CDs
As the result of DCS, C code files are generated, represent-
ing the functionality of the controlled system model. The
system can be invoked with a step function to perform the
behavior of the current logical time as in the synchronous
MoC, as a subset of the libDGALS. It is straightforward
to wrap the controlled system model in the reaction Con-
troller, as a part of the controller CD (Figure 8(f)). In
the Controller CD, the Initialize reaction first elects the
acting controller CD according to the status of the other
h processors from the heartbeat messages. Such messages
are received by HBDetectorh reactions through the chan-
nels cHBhToCtrlj (Figure 8(g)). The received messages is
interpreted and used to signal the Initialize reaction through
sCtrlhAlive (Figure 8(h)). Once the initialization completes,
the reaction Controller starts, together with the ActiveTask
reaction (Figure 8(i)). The Controller reaction forwards eh,
rch, r
i, and ti to the discrete controller (Figure 8(j)). For
example, reaction ActivateTask checks if the binary of the
task τi is available and issues the r
i to the controller reac-
tion to make the task τi (in the system model) transit to
the ready state. Similarly, the reactions TaskTermination
(one for each task) receive the notification of the termina-
tion from the Task CD (Figure 8(k)) and dispatch the ti
signal to the controller. If the heartbeat of a processor is
missing, the reactions FaultReport will send eh to the Con-
troller reaction, likewise rch will be sent when the processor
recovers. Because the discrete controller operates on a set
of the state variable which can be considered as the con-
text of the controller, whenever the context of the controller
changes, i.e., the controller advances its steps, the latest con-
text is sent to the non-acting controller CDs through the h
SendCtrlInfoh reactions (Figure 8(l)). As a counterpart, the
non-acting controller CDs receive the context of the act-
ing controller via one (i.e., the acting controller) of the h
ReceiveCtrlInfoh reactions (Figure 8(m)). The context of
the controller is used to resume the operation of the newly
elected controller when the previous acting controller fails.
7. RELATED WORKS
Formal approaches to the design for fault-tolerant systems
have mostly considered the problem of verification, for in-
stance in the context of process algebra [3]. They verify that
an existing, hand-made design satisfies a certain equivalence
with the nominal functionality specification in case of faults.
In contrast, DCS approaches [10] synthesize automatically
a controller that will insure this by construction. Planning
under uncertainty is another existing approach [10], so far
only demonstrated with 1-fault tolerant paths. We place
ourselves in the framework of reactive systems and LTSs.
Moreover, we tolerate several failures, not only one. In
contrast to a relevant work that uses DCS for distributed
controller[6], here we synthesize a centralized controller but
replicate it on each processor therefore making the controller
itself fault-tolerant and preventing the existance of a single
point of failure in the deployed system. DCS have been
recently used for the control of computing tasks, on dynam-
ically reconfigurable FPGA [2], or for the coordination of
managers on autonomic systems [8]. However these works
do not consider the distribution of the controller itself, which
is necessary when considering fault-tolerance.
8. CONCLUSIONS AND FUTURE WORKS
We have shown the flow of modeling, synthesizing, and im-
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Figure 8: The details of the CDs, their internals, and their relationships.
plementing a fault-tolerant system with a formal approach.
The system is modeled with the Heptagon synchronous
language, and the synthesizing of the discrete controller is
achieved through the use of the Sigali DCS tool. From the
point of view of implementing a fault-tolerance system, our
approach is interesting in the sense that the system is inte-
grated with a runtime support based on libDGALS, which
provides the essential features to implement the task migra-
tions and other dynamic fault-tolerant features, such as the
failure of the processor where the acting controller resides.
To the best of our knowledge, this is the first framework able
to provide a complete implementation of a fault-tolerant dis-
tributed system, where the correctness of the fault-tolerance
is guarenteed by a formal method (DCS), the controller it-
self is protected from processor failures, and several criteria
can be taken into account in the DCS procedure to optimize
aspects such as processor load or quality of service.
Interesting perspectives include the following aspects: (1)
even though we use a generic criteria (Q1 and Q2) in this pa-
per, they can be substituted with the WCET of the tasks, or
the power consumption of the processors; (2) weights could
also be associated to transitions in the overall system model,
therefore allowing us to take into account the migration cost
in our optimal DCS procedure.
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